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Abstract—Microbump bonding (MBB) method ensures the
micro-order direct bonding between the integrated circuit (IC)
electrode and circuit substrate electrode. MBB consists of three
elements: an IC chip with bumps, a circuit substrate, and a
bonding adhesive. The binding force of the applied adhesive
achieves electrical connections between the bumps on the IC chip
and the electrodes on the substrate. Stress analysis is performed
to estimate the contact force that the adhesive imposes to drag
together the bumps of the IC and the electrodes of the substrate.
The elastic model is adopted herein to determine the stress
characteristics of the MBB structure. Two bumps, gold bumps and
compliant bumps, are used. As well known, the compliant bumps
generally have a low Young’s modulus and high coefficient of
thermal expansion (CTE). The stresses of the MBB structures with
gold bumps or compliant bumps are determined and compared at
various environmental temperatures. The stress analysis results
are used to identify the appropriate bump for the given MBB
structure. Both analytical and experimental results demonstrate
the feasibility of using the compliant bumps to achieve a high
compressive stress and low as well as stable connection resistance
at various environmental temperatures.
Index Terms—Chip-on-glass (COG), connection resistance, mi-
crobump bonding (MBB), nonconductive adhesive (NCA).
I. INTRODUCTION
M INIATURIZING semiconductor packages has beenpursued intensively in light of the strong demand
for downsizing electronic devices. To satisfy this demand,
the best means of producing electronic packages is flip chip
technologies, among which include such as solder joining, stud
bump, Au/In alloy joining, anisotropic conductive film (ACF),
isotropic conductive adhesive (ICA), and nonconductive
adhesive (NCA) [1]–[4]. Among these flip chip technologies,
ACF joining technology has been extensively applied in liquid
crystal display (LCD) products as the interconnections for
outer-lead-bonding on glass (OLB-on-glass), chip-on-glass
(COG), and chip-on-film (COF).
ACF and NCA differ mainly in the use of conductive
particles in the adhesive material between the chip and the
substrate. Unlike ACF, the adhesive used in NCA method
has no conductive particles. The contact force between the
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two opposing electrodes is created in NCA owing to the
compression stress between the chip and the substrate when
the adhesive is applied. Larger contact area and finer pitch are
achieved when using NCA than when using ACF because the
entire surfaces of the opposite electrodes, rather than random
particles, come into contact. Two NCA adhesives are available:
the heat-cured and the ultraviolet (UV) cured. The UV cured
NCA was carried out primarily in Japan under the name of
“microbump bonding,” possibly reducing the interconnections
between the opposite electrodes down to the micrometer level.
The gold bumped IC is bonded to a substrate using UV cured
NCA at room temperature. The polymerization of the adhesive
causes shrinkage, subsequently exerting force on the joints
to produce a mechanical compression connection. The MBB
technology has been extensively applied in many products such
as the interconnections for LED array module, thermal print
head, memory card, and millimeter-wave IC [5]–[9]. Some
products have been commercialized for several years despite
reports of long term failure due to polymer relaxation [10].
The contact area between the opposite electrodes depends on
the surface roughness of the electrodes. Notably, the contact area
of a NCA joint can significantly affect the connection resistance.
The connection resistance decreases as the contact area between
opposite electrodes increases. The contact surface between the
two opposite electrodes depends on the magnitude of the applied
force. Therefore, connection resistance also depends on the mag-
nitude of the applied force. In general, before a critical bonding
pressure is reached, connection resistance to a constant value
markedly decreases as the bonding pressure increases [11], [12].
A good connection requires not only that sufficient electrical
conduction between the opposite electrodes is achieved, but also
that the contacting electrodes and adhesive are not damaged
due to over stress [13]. To improve the electrical performance,
the connection resistance, which requires a high binding force,
should be as low as possible. Nevertheless, excessive binding
stress may lead to cracking of the adhesive or delamination in
the neighboring layers. Additionally, the contact stress in the
bumps may fluctuate with the variation of the environmental
temperature. Importantly, the contact stress variation should be
as small as possible to obtain a stable electrical property.
This study investigates the dependence of the contact stress
on temperature. Experimentally determining the connection re-
sistance at various environmental temperatures allows us to in-
directly verify the theoretical calculation by using the proposed
model. Moreover, two different bumps [14], [15], i.e., Au bumps
and compliant bumps, are compared by using the theoretical ap-
proach and experimental results as well as evaluated to confirm
which one is more appropriate for the MBB process.
1521–3331/01$10.00 © 2001 IEEE
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Fig. 1. Schematic diagram of the cross section of microbump bonding
structure.
II. DERIVATION OF THE ANALYTICAL MODEL
Fig. 1 depicts the microbump bonding structure studied
herein. Two sources of stress on the bumps are intrinsic stress
during the compression and curing process and thermal stress
induced by a thermal expansion mismatch of the bumps and
adhesive. The total stress on the bumps is the sum of intrinsic
and thermal stresses.
Derivations of the equations for the intrinsic and thermal
stresses are as follows. As assumed herein, the material prop-
erties in the MBB structure are within the elastic range and the
stress is only significant in the compression direction.
A. Intrinsic Stress
Fig. 2(a) illustrates the initial configuration of the MBB struc-
ture before the applied force is exerted on the bumps. According
to Fig. 2(b), the applied force, , is totally absorbed by the
bumps during the compression process. The stress in the bumps
is where is the top-surface area of the bumps.
After curing, as shown in Fig. 2(c), the adhesive together with
thebumpscanbe treatedas twosprings inparallel.After releasing
the external force, this figure also indicates that the bumps recoil
to a new position. Due to the binding of the cured adhesive, the
new position of the bumps differs from the original position. The
bumps, although releasing the partial force, retain some residual
force. The recoil force, , released from the bumps is
(1)
where is the elastic coefficient of the bumps; is the
recoil distance of the bumps and adhesive after curing and the
removal of the external force. The force retained in the bumps
is intrinsic force, , as
(2)
The applied force, , is fully released by the composite body
of bumps and adhesive after the force is released, i.e.,
or
(3)
where is the elastic coefficient of the adhesive.
Fig. 2. Bump height variation during the microbump bonding process:
(a) before applying force, (b) during applying heat, force, and UV light, and
(c) after releasing force.
By substituting (1) and (3) into (2), one obtains intrinsic force
in the bumps as
After the bonding process, the intrinsic stress, , in the
bumps becomes





and heights of the adhesive and bumps, respectively.
As assumed herein, ; is the interfacial area between
the adhesive and IC chip.
According to (4), the intrinsic stress is the larger one if
1) the bonding force is higher;
2) the Young’s modulus of the bumps is lower;
3) the top-surface area of the bump is smaller.
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B. Thermal Stress
As assumed herein, although a temperature variation of 20 C
to 100 C does not damage the structure of the materials, the
coefficient of thermal expansion (CTE) mismatch between the
bump and the adhesive subsequently generates thermal stress
upon temperature variation. Under any condition, the bumps and
adhesive should have not only the same height but also equal but
opposite forces after curing. The basic equations for governing
the geometry and equilibrium of the composite structure are as
follows.
a) Height balance
With a varying temperature, the natural length of the
bumps changes for a differential temperature, , from
original to , where is the CTE
of the bumps. Restricted by the presence of the adhesive,
the actual height of the bumps becomes
where is the height change of the bumps due to
the presence of the adhesive.
In a similar manner, the length of the adhesive can be
expressed as
where is the height change of the adhesive due to
the presence of the bumps.





The bumps and the adhesive have equal but opposite
forces, which can be calculated from the deformation of
the structure. Thus, one obtains
or
(6)
Substituting (6) into (5) leads to
or
(7)
From the deformation of the bumps, one obtains the thermal
stress, , in the bumps as
(8)
According to (8) the thermal stress in the bumps is lower if
the Young’s modulus of the bumps or adhesive is lower or, es-
pecially when the CTE mismatch between bumps and adhesive
is lower.
The total stress, , retained in the bumps is the sum of
intrinsic stress, , and thermal stress, , i.e., the summation
of (4) and (8)
(9)
The intrinsic stress, thermal stress, and total stress in the
bumps can be predicted by introducing the material properties,
process temperature, and environmental temperature into (4),
(8), and (9). The analytical results are used to identify the
appropriate bump, which exhibits a stable and high compressive
stress for achieving stable and low connection resistance, for
the given MBB structure.
III. EXPERIMENTAL VERIFICATION
Fig. 3 schematically depicts the process flow of MBB, which
includes (a) dispensing the adhesive on the glass substrate, (b)
aligning the IC chip against the glass substrate, (c) applying
heat, 70 , as well as pressure, 250 Kg/cm , on the IC chip
and exposing the UV light under the glass substrate, and (d) re-
moving pressure from the IC chip.
The relationship of the stress and the environmental temper-
ature can be determined from theoretical prediction. However,
this relationship cannot be directly verified by experiments be-
cause the stress between the electrodes is difficult to measure.
On the other hand, the connection resistance between the elec-
trodes can easily be measured . Therefore, in this work, exper-
iments showing the relationship between the connection resis-
tance and environmental temperature are conducted to indirectly
prove the predicted stress–temperature relationship.
The material properties and the measurement method of con-
nection resistance involved in the experiments are as follows.
a) Adhesive
• Young’s modulus: 1400 Kg/cm at room tempera-
ture.
• CTE: 69 ppm/ C at room temperature.
• Shrinkage rate: 5%.
b IC chip
• Die size: mm .
• Number of input/output (I/O) pads: 150.
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Fig. 3. The process flow of microbump bonding technology: (a) dispensing
adhesive on the glass substrate, (b) aligning the IC chip against the glass
substrate, (c) applying heat, pressure, and UV light, and (d) removing pressure.
c Bumps of IC
The bump is cylindrical and 100 m in diameter.
Two kinds of bumps were used:
• Au bump, as shown in Fig. 4(a): height 25 m
—Young’s modulus: Kg/cm at room
temperature.
—CTE: 15 ppm/ C at room temperature.
• Compliant bump, as shown in Fig. 4(b): height 8 m
(Polyimide: 7 m; Au/CrNi/Al/Cr: 1 m).
—Young’s modulus of PI: Kg/cm
at room temperature.
—CTE of PI: 20 ppm/ C at room temperature.
Fig. 4. Schematic illustration of the two different bumps in the IC chips: (a) Au
bumped IC chip and (b) compliant bumped IC chip.
d Glass substrate
• Electrode: Indium–tin–oxide (ITO) is sur-
rounded by aluminum, the diameter of ITO
opening-pad is 150 m; Sheet resistance of ITO
is 30O.
• Electrical line: ITO is coated with aluminum.
e Connection resistance measurement.
Fig. 5 illustrates the MBB circuit design for electrical mea-
surement and the equivalent circuit [4]. The connection resis-
tance is
since is negligible, one obtains
where is the connection resistance between the ITO elec-
trode of Glass and Bump-3; similarly, R4 is the resistance
that connects with Bump-4. The electrical resistance of the
aluminum electrode is smaller than the connection resistance
of the MBB. Therefore, it can be neglected.
Since the diameter of the ITO opening-pad of the glass sub-
strate, i.e., 150 m, is larger than the bump of the IC chip, i.e.,
100 m as shown in Fig. 1, the measured connection resistance
can be modified as follows:
where is the resistance of the ITO from Bump-3 to Al
line; similarly, is the resistance from Bump-4. As the
sheet resistance of the ITO is extremely high, which induces
high and , the bonding accuracy directly affects
the measured connection resistance, .
IV. RESULTS AND DISCUSSION
A. Theoretical Approach
Fig. 6 shows the relationship between the calculated intrinsic
stress and the bonding pressure for the Au bumps and compliant
bumps. For both bumps, the intrinsic stress increases with the in-
crease of the bonding pressure. However, for the same pressure
applied, the intrinsic stress of the compliant bumps is approxi-
mately fifteen times higher than that of the Au bumps as shown
in Fig. 6. Thus, compliant bumps are preferred because a larger
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Fig. 5. Four-point probe method: (a) schematic view of the connection
resistance measurement and (b) equivalent circuitry of a four-point probe
method to measure the connection resistance of the MBB’s joints.
Fig. 6. Calculated intrinsic stress versus the bonding pressure for the two
different bumps in the MBB structure.
intrinsic stress lowers the connection resistance in the electric
joints.
Fig. 7 shows the relationship between the calculated thermal
stress and the environmental temperature, from 20 C to 100 C.
Fig. 7. Calculated thermal stress versus the environmental temperature for the
two different bumps in the MBB structure.
Fig. 8. Calculated total stress versus the environmental temperature for the
two different bumps in the MBB structure.
For the two different bumps, increasing the environmental tem-
perature increases the thermal stress. The thermal stress varia-
tion is significantly larger for Au bumps. The compliant bumps,
however, exhibit a smaller thermal stress variation for the same
environmental temperature owing to the lower CTE mismatch
with the adhesive. This observation explains why the compliant
bump has a stable and low connection resistance under the var-
ious environmental temperatures.
Fig.8shows the relationshipbetween thecalculated total stress
and the environmental temperature, from 20 C to 100 C. For the
two different bumps, increasing the environmental temperature
increases the total stress in the bumps. While the total stress is less
thanzero, thestress tendstobecompressiveandthisallowstheop-
posite electrodes to have a good electric connection. In contrast,
a total stress that exceeds zero tends to make opposite electrodes
disjoin. In practice, however, the total stress of the bumps is not
larger than zero, and does not tend to tensile stress.
The total stress variation is significantly larger for the various
environmental temperatures in the MBB structure with the Au
bumps. Furthermore, the total stress changes from compressive
stress to zero stress while increasing the temperature from 20 C
to 75 C. This finding reveals that the connection resistance vari-
ation is markedly larger for the Au bumps, and the connection
resistance increases to infinity when the temperature surpasses
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Fig. 9. Four samples of the measured connection resistance versus the
environmental temperature in the MBB structure with the compliant bumps.
75 C. The compliant bumps, however, exhibit a smaller stress
variation and remain compressive. This finding also explains
why the compliant bumps show more stable as well as a lower
connection resistance at the various environmental temperatures.
B. Experimental Results
From the measured connection resistance of Au bump in
MBB structure at various environmental temperatures, our
results indicate that the resistance was about at 20 C
and it increased to infinity as the temperature approached 80 C.
This finding also indicates that increasing the environmental
temperature significantly increases the connection resistance.
It may be due to the higher environmental temperature causing
lower compression stress, and making the opposite electrodes
disjoin. This trend correlates with the relationship between
the calculated total stress and the environmental temperature
shown in the Fig. 8, for the Au bumps in MBB structure.
Fig. 9 shows the relationship between the measured connec-
tion resistance and the environmental temperature in the MBB
structure with the compliant bumps. According to this figure,
the variation of connection resistance of compliant bumps for
different environmental temperatures is relatively small, such as
sample-1 exhibiting 7.6 at 20 C, 8.5 at 80 C, and 8.9 at
100 C, and the maximum difference is only 1.3 . This finding
reveals that the environmental temperature affects the connec-
tion resistance to a lesser extent, which correlates well with the
previous calculation as described in Fig. 8 for the compliant
bumps in MBB structure.
The variation of the connection resistance among the sam-
ples, as shown in Fig. 9, is presumably due to the different
bonding accuracy, leading to different ITO gaps between
bump’s edge and aluminum electrical line, as shown in Fig. 1.
Fig. 10 shows the SEM micrographs of the COG sample
with compliant bump after microbump bonding process.
Fig. 10(b) illustrates the contact region between the metal
layer, Au/CrNi/Al/Cr, of compliant bump in IC chip and the
ITO electrode of glass substrate. The micrograph obviously
indicates that the electrical connection is due to the contact
of opposite electrodes bound by adhesive. Furthermore, the
larger the contact area between the opposite electrodes implies
a lower connection resistance [11].
(a)
(b)
Fig. 10. Cross-sectional SEM micrographs of the MBB structure having the
compliant bump (a) at low magnification and (b) at high magnification.
V. CONCLUSION
This work has derived simplified mathematical formulae to
estimate the intrinsic stress and thermal stress in a given bump
structure applied in the MBB technology. The formulae are used
to calculate the stresses in two different bonding bump structures,
i.e., one with a pure Au bump and the other with an Au-coated
polymer bump. In addition, the connection resistance is investi-
gated. Based on our results, we conclude the following.
a) Increasing the intrinsic stress between the two opposite
electrodes decreases the connection resistance between
them. The most effective means of maximizing the
intrinsic stress involves choosing a bump with a lower
Young’s modulus such as a compliant bump.
b) Decreasing the thermal stress reduces the variation of
connection resistance at various environmental tem-
peratures. The most effective means of minimizing
the thermal stress involves selecting compliant type of
bumps with their TCE matching that of adhesive used.
c) When a stable and low connection resistance is desired,
the total stress of bumps should always be in the range
of compression and remain stable. In this study the trend
of stress–temperature relationship obtained from analysis
agrees well with that of the resistance–temperature rela-
tionship found from the experiments. Therefore, as ex-
pected, the stress–temperature analysis performed herein
is quite useful in real design when checking for stable
compression stress is required.
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d) Analytical and experimental results indicate that the use of
the compliant bumps, which have a low Young’s modulus
and high CTE, exhibit high compressive stress with small
variation, thus maintaining a stable and low connection
resistance at various environmental temperatures.
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